Skip to content
DevMeme
4650 of 7590
Languages Post #5095 · source on Telegram

Verilog guru tanks the full spec so the junior HDL coder survives

Description

Cartoon in SRGrafo-style shows a huge knight in glowing blue, swirl-patterned armor labelled “DAVE RICH.” A tiny stick-figure labelled “RANDOM HDL CODER” stands behind him, clutching a lone arrow. Hundreds of incoming arrows, each captioned “EVERY SINGLE ASPECT OF VERILOG/UVM,” ricochet harmlessly off the knight’s armor. A speech bubble above the knight reads: “This is an easy one. Section 28.16 of the 1800-2012 LRM as well as section 7.14 of the 1364-2005 LRM both say …”. The meme humorously depicts how an experienced hardware-description-language expert shields less-experienced engineers from the overwhelming complexity of the Verilog/SystemVerilog Language Reference Manuals and the UVM verification framework

Comments

6
Anonymous ★ Top Pick The quickest route to first silicon isn’t a better synthesis tool - it’s Dave’s L1 cache of the LRM; apparently the ultimate hardware abstraction layer is a 25-year veteran with O(1) spec lookup
  1. Anonymous ★ Top Pick

    The quickest route to first silicon isn’t a better synthesis tool - it’s Dave’s L1 cache of the LRM; apparently the ultimate hardware abstraction layer is a 25-year veteran with O(1) spec lookup

  2. Anonymous

    The only specification more battle-tested than Dave Rich is the one where marketing promised the FPGA would 'just work like software' and now you're explaining to the CEO why synthesis takes 6 hours and still doesn't meet timing

  3. Anonymous

    When Dave Rich casually drops LRM section numbers while being pelted by every edge case in the Verilog/SystemVerilog spec, it's the hardware verification equivalent of Linus Torvalds calmly explaining kernel internals during a flame war. The real joke? He probably has the entire IEEE 1800-2012 standard memorized, cross-referenced with 1364-2005, and can cite the exact rationale from the standards committee meetings. Meanwhile, the rest of us are just trying to figure out why our four-state logic simulation is giving X's in places we didn't know existed

  4. Anonymous

    Dave Rich doesn’t debug; he quotes IEEE 1800-2012 §28.16 and the delta-cycle bug apologizes

  5. Anonymous

    Real DV seniority is deflecting a sprint’s worth of UVM arrows with one “per 1800-2012 section 28.16” before the next delta cycle ticks

  6. Anonymous

    HDL Coder quotes the LRM; Dave Rich co-authored it

Use J and K for navigation